

REMARKS

Claims 1-72 are pending. Claims 1-72 are rejected under 35 U.S.C. § 103(a). Claims 1, 11, 14, 17, 21, 24-27, 50, and 58 are currently amended.

Examiner has objected to claims 1-26 for informalities. Claims 1, 11, 17, 21, and 24-25 are amended to overcome Examiner's objections.

Examiner has rejected independent claims 1, 27, 50, and 58 under 35 U.S.C. § 103(a) as unpatentable over Jamal et al. (U.S. Pat. No. 5,930,366) in view of Nortel (TSGR1#2(99)090 and TSGR1#5(99)684).

To establish a *prima facie* case of obviousness, three basic criteria must be met. First, there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skill in the art, to modify the reference or to combine reference teachings. Second, there must be a reasonable expectation of success. Finally, the prior art reference (or references when combined) must teach or suggest all the claim limitations. Applicants respectfully submit that no combination of the cited references teach or suggest all the claim limitations.

Examiner admits that Jamal fails to disclose "wherin the third sequence comprises a subset of bits from the first sequence" as required by claims 1-26. Examiner relies on Nortel for this missing limitation. Examiner states that Nortel discloses this limitation at page 3, lines 20-24. (the paragraph before 3. Analysis, TSGR1#2). Therein, Nortel discloses:

Each of the 17 SSCs is constructed by the position wise addition modulo 2 of a Hadamard sequence (different for each SSC) and a hierarchical sequence used also for the PSC on a Primary SCH (see ETSI UMTS XX.05, Section 7.2.3 Synchronization codes and ARIB Volume 3 Specifications of Air-Interface for 3G Mobile System, section 3.2.4.2.2.2.2.2. Spreading Code Generation for Search Codes).

Claims 1 and 27, as amended, recite "wherein the third sequence comprises a repeated subset of bits from the first sequence." Claims 50 and 58, as amended, recite "wherein the third code sequence comprises a repeated subset of bits of the first code sequence." Examiner has identified the Nortel hierarchical sequence used also in the PSC as this third sequence of the present invention. Nortel, however, fails to disclose that the hierarchical sequence is a subset of the PSC or that it is a repeated subset of the PSC as required by independent claims 1, 27, 50, and 58. Thus, claims 1-63 are patentable under 35 U.S.C. § 103(a).

By way of explanation, the third sequence recited in claims 1, 27, 50, and 58 is illustrated at Figures 5, 8, and 11 of the instant specification. Referring to Figure 5, for example, a third sequence "A" (38) is a repeated subset of bits of the first code sequence (32). There is no disclosure of such a sequence in any of the cited references. By way of further explanation, applicants offer the merged document cited by Nortel at APPENDIX A of this response. Technical specification TS 25.213 shows that it was merged from ETSI XX.05 and ARIB 3.2.4 sources. (page 26, line 3). Subsequent revision history on page 26 shows there has been no change to Section 5.2.3 (Synchronization Codes), cited by Nortel as section 7.2.3. Therein, primary and secondary synchronization code generation is described in detail in Section 5.2.3.1. (pages 22-23). In particular, the last line of page 22 discloses that the primary synchronization code C_p is the same as the secondary synchronization code $C_{SCH,0}$. There is no teaching or suggestion of a third sequence that is either a subset or repeated subset of the first sequence. Thus, claims 1-63 are patentable under 35 U.S.C. § 103(a).

Examiner has rejected independent claims 64 and 69 under 35 U.S.C. § 103(a) as unpatentable over Jamal et al. (U.S. Pat. No. 5,930,366) in view of Nortel and Popovic' (U.S. Pat. No. 6,567,482). Referring to Figure 11 of the instant specification, independent claims 64 and 69 recite "wherein the third code sequence (Z_3) includes a plurality of subsets of bits ($C = A, \bar{B}$), each subset including a fourth sequence of bits (A) from the first code sequence and a complement of a fifth sequence of bits (B) from the first code sequence." These features are neither taught nor suggested by the cited references. Thus, claims 64-72 are patentable under 35 U.S.C. § 103(a).

In view of the foregoing, applicants respectfully request reconsideration and allowance of claims 1-72. If the Examiner finds any issue that is unresolved, please call applicants' attorney by dialing the telephone number printed below.

Respectfully submitted,



Robert N. Rountree
Attorney for Applicants
Reg. No. 39,347

Robert N. Rountree, LLC
70360 Highway 69
Cotopaxi, CO 81223
Phone/Fax: (719) 783-0990

APPENDIX A

TS 25.213 V2.0.0 (1999-4)*Technical Specification*

**3rd Generation Partnership Project (3GPP);
Technical Specification Group (TSG)
Radio Access Network (RAN);
Working Group 1 (WG1);
Spreading and modulation (FDD)**



The present document has been developed within the 3rd Generation Partnership Project (3GPP™) and may be further elaborated for the purposes of 3GPP. The present document has not been subject to any approval process by the 3GPP Organisational Partners and shall not be implemented. This Specification is provided for future development work within 3GPP only. The Organisational Partners accept no liability for any use of this Specification. Specifications and reports for implementation of the 3GPP™ system should be obtained via the 3GPP Organisational Partners' Publications Offices.

Spreading and modulation (FDD)**2****TS 25.213 V2.0.0 (1999-4)****Reference**<Workitem> (S1_13-xxx.PDF)**Keywords**<keyword[, keyword]>**3GPP**Postal addressOffice address**Internet**

secretariat@3gpp.org
Individual copies of this deliverable
can be downloaded from
<http://www.3gpp.org>

Copyright Notification

No part may be reproduced except as authorized by written permission.
The copyright and the foregoing restriction extend to reproduction in all media.

©
All rights reserved.

Contents

Intellectual Property Rights	4
Foreword	4
1 Scope	5
2 References	5
3 Definitions, symbols and abbreviations	5
3.1 Definitions	5
3.2 Symbols	5
3.3 Abbreviations	5
4 Uplink spreading and modulation	7
4.1 Overview	7
4.2 Spreading	7
4.2.1 Uplink Dedicated Physical Channels (uplink DPDCH/DPCCH)	7
4.2.2 PRACH	9
4.3 Code generation and allocation	9
4.3.1 Channelization codes	9
4.3.2 Scrambling codes	11
4.3.2.1 General	11
4.3.2.2 Long scrambling code	12
4.3.2.3 Short scrambling code	13
4.3.3 Random access codes	15
4.3.3.1 Preamble spreading code	15
4.3.3.2 Preamble signature	17
4.3.3.3 Channelization codes for the message part	17
4.3.3.4 Scrambling code for the message part	18
4.4 Modulation	18
4.4.1 Modulating chip rate	18
4.4.2 Pulse shaping	18
4.4.3 Modulation	18
5 Downlink spreading and modulation	19
5.1 Spreading	19
5.2 Code generation and allocation	20
5.2.1 Channelization codes	20
5.2.2 Scrambling code	20
5.2.3 Synchronisation codes	22
5.2.3.1 Code Generation	22
5.2.3.2 Code Allocation	23
5.3 Modulation	24
5.3.1 Modulating chip rate	24
5.3.2 Pulse shaping	24
5.3.3 Modulation	24
6 History	26

Intellectual Property Rights

Foreword

This Technical Specification has been produced by the 3GPP.

The contents of the present document are subject to continuing work within the TSG and may change following formal TSG approval. Should the TSG modify the contents of this TS, it will be re-released by the TSG with an identifying change of release date and an increase in version number as follows:

Version 3.y.z

where:

- x the first digit:
 - 1 presented to TSG for information;
 - 2 presented to TSG for approval;
 - 3 Indicates TSG approved document under change control.
- y the second digit is incremented for all changes of substance, i.e. technical enhancements, corrections, updates, etc.
- z the third digit is incremented when editorial only changes have been incorporated in the specification;

1 Scope

The present document describes spreading and modulation for UTRA Physical Layer FDD mode.

2 References

The following documents contain provisions which, through reference in this text, constitute provisions of the present document.

- References are either specific (identified by date of publication, edition number, version number, etc.) or non-specific.
- For a specific reference, subsequent revisions do not apply.
- For a non-specific reference, the latest version applies.
- A non-specific reference to an ETS shall also be taken to refer to later versions published as an EN with the same number.

[<seq>] <doctype> <#>[([up to and including]{yyyy[-mm]}|V<a[.b[.c]]>){[onwards]}]: "<Title>".

[1] EN 301 234 (V2.1 onwards): "Example 1, using sequence field".

[2] EG 201 568 (V1.3.5): "Example 2, using fixed text".

<doctype> <#>[([up to and including]{yyyy[-mm]}|V<a[.b[.c]]>){[onwards]}]: "<Title>".

EN 301 234 (V2.1 onwards): "Example 1".

EG 201 568 (V1.3.5): "Example 2".

3 Definitions, symbols and abbreviations

3.1 Definitions

For the purposes of the present document, the following terms and definitions apply.

3.2 Symbols

For the purposes of the present document, the following symbols apply:

<symbol> <Explanation>

3.3 Abbreviations

For the purposes of the present document, the following abbreviations apply:

BCH	Broadcast Control Channel
BER	Bit Error Rate
BS	Base Station
CCPCH	Common Control Physical Channel
DCH	Dedicated Channel
DL	Downlink
DPCII	Dedicated Physical Channel
DPCCH	Dedicated Physical Control Channel
DPDCH	Dedicated Physical Data Channel

Spreading and modulation (FDD)**6****TS 25.213 V2.0.0 (1999-4)**

DS-CDMA	Direct-Sequence Code Division Multiple Access
FACH	Forward Access Channel
FDD	Frequency Division Duplex
Mcps	Mega Chip Per Second
MS	Mobile Station
OVSF	Orthogonal Variable Spreading Factor (codes)
PCH	Paging Channel
PG	Processing Gain
PRACH	Physical Random Access Channel
RACH	Random Access Channel
RX	Receive
SCH	Synchronisation Channel
SF	Spreading Factor
SIR	Signal-to-Interference Ratio
TDD	Time Division Duplex
TFCI	Transport-Format Combination Indicator
TPC	Transmit Power Control
TX	Transmit
UE	User Equipment
UL	Uplink

4 Uplink spreading and modulation

4.1 Overview

Spreading is applied after modulation and before pulse shaping. It consists of two operations. The first is the spreading operation, which transforms every data symbol into a number of chips, thus increasing the bandwidth of the signal. The number of chips per data symbol is called the Spreading Factor (SF). The second operation is the scrambling operation, where a scrambling code is applied to the spread signal.

With the spreading, data symbol on so-called I- and Q-branches are independently multiplied with spreading code. With the scrambling operation, the resultant signals on the I- and Q-branches are further multiplied by complex-valued scrambling code, where I and Q denote real and imaginary parts, respectively. Note that before complex multiplication binary values 0 and 1 are mapped to +1 and -1, respectively.

4.2 Spreading

4.2.1 Uplink Dedicated Physical Channels (uplink DPDCH/DPCCH)

Figure 1 illustrates the spreading and modulation for the case of multiple uplink DPDCHs when total data rate is less than or equal to 1024kbps in the 5MHz band. Note that this figure only shows the principle, and does not necessarily describe an actual implementation. Figure 2 illustrates the case for data rate at 2048kbps in the 5 MHz band. Modulation is dual-channel QPSK (i.e., separate BPSK on I- and Q-channel), where the uplink DPDCH and DPCCH are mapped to the I and Q branch respectively. The I and Q branches are then spread to the chip rate with two different channelization codes and subsequently complex scrambled by a UE specific complex scrambling code C_{scram} .




Figure 1 Spreading/modulation for uplink DPDCH, DPCCH for user services less than or equal to 1024kbps in the 5MHz band




Figure 2. Spreading/modulation for uplink DPDCH/DPCCH for user services at 2048kbps in the 5MHz band

[For a single uplink DPDCH transmission, only DPDCH₁ and DPCCH are transmitted.]

For services less than or equal to 1024kbps in the 5MHz band, the DPCCH is spread by the channelization code $C_{ch,c}$ and each DPDCH_i is spread by a predefined individual channelization codes, $C_{ch,di}$ ($di=1,2,\dots$). For 2048kbps rate in the 5MHz band, the DPCCH is spread by the channelization code $C_{ch,c}$ and each pair of DPDCH_{2di-1} and DPDCH_{2di} is spread by a predefined individual channelization codes, $C_{ch,di}$. The data symbols of both the DPDCHs and the DPCCH are BPSK-modulated and the channelization codes are real-valued. The real-valued signals of the I- and Q-branches are then summed and treated as a complex signal. This complex signal is then scrambled by the complex-valued scrambling code, C_{scramb} . The powers of the DPDCHs may be adjusted by gain factors, β_c, β_{di} .

The channel with maximum power has always $\beta_1 \equiv 1.0$ and the others have $\beta_i \leq 1.0$. The β -values are quantized into 4 bits, and the quantization steps are given in Table 1.

	Quantized amplitude ratio (β_{quant})
15	1.0
14	0.9375
13	0.875
12	0.8125
11	0.75
10	0.6875
9	0.625
8	0.5625
7	0.5
6	0.4375
5	0.375
4	0.3125
3	0.25
2	0.1875
1	0.125
0	Switch off

Table 1: The quantization of the gain parameters.

4.2.2 PRACH

The spreading and modulation of the message part of the Random-Access burst is basically the same as for the uplink dedicated physical channels, see Figure 1, where the uplink DPDCH and uplink DPCCH are replaced by the data part and the control part respectively. The scrambling code for the message part is chosen based on the base-station-specific preamble code.

4.3 Code generation and allocation

4.3.1 Channelization codes

The channelization codes of Figure 1 are Orthogonal Variable Spreading Factor (OVSF) codes that preserve the orthogonality between a user's different physical channels. The OVSF codes can be defined using the code tree of Figure 3.




Figure 3. Code-tree for generation of Orthogonal Variable Spreading Factor (OVSF) codes.

In Figure 3, the OVSF code is described as $C_{SF,code\ number}$, where SF_{code} represents the spreading factor of n^{th} DPDCH. Then the DPCCH is spread by code number 1 with a spreading factor of SF_c .

Each level in the code tree defines channelization codes of length SF, corresponding to a spreading factor of SF in Figure 3. All codes within the code tree cannot be used simultaneously by one mobile station. A code can be used by a

Spreading and modulation (FDD)

10

TS 25.213 V2.0.0 (1999-4)

UE if and only if no other code on the path from the specific code to the root of the tree or in the sub-tree below the specific code is used by the same mobile station. This means that the number of available channelization codes is not fixed but depends on the rate and spreading factor of each physical channel.

The generation method for the channelization code can also be explained in Figure 4.

$$C_{1,1} = 1$$

$$\begin{bmatrix} C_{2,1} \\ C_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,1} & C_{1,1} \\ C_{1,1} & C_{1,1} \end{bmatrix} = \begin{bmatrix} 1 & 1 \\ 1 & -1 \end{bmatrix}$$

$$\begin{bmatrix} C_{4,1} \\ C_{4,2} \\ C_{4,3} \\ C_{4,4} \end{bmatrix} = \begin{bmatrix} C_{2,1} & C_{2,1} \\ C_{2,1} & C_{2,1} \\ C_{2,2} & C_{2,2} \\ C_{2,2} & C_{2,2} \end{bmatrix} = \begin{bmatrix} 1 & 1 & 1 & 1 \\ 1 & 1 & -1 & -1 \\ 1 & -1 & 1 & -1 \\ 1 & -1 & -1 & 1 \end{bmatrix}$$

::

$$\begin{bmatrix} C_{2^{n+1},1} \\ C_{2^{n+1},2} \\ C_{2^{n+1},3} \\ C_{2^{n+1},4} \\ \vdots \\ C_{2^{n+1},2^{n+1}-1} \\ C_{2^{n+1},2^n} \end{bmatrix} = \begin{bmatrix} C_{2^n,1} & C_{2^n,1} \\ C_{2^n,1} & C_{2^n,1} \\ C_{2^n,2} & C_{2^n,2} \\ C_{2^n,2} & C_{2^n,2} \\ \vdots & \vdots \\ C_{2^n,2^{n+1}-1} & C_{2^n,2^n} \\ C_{2^n,2^n} & C_{2^n,2^n} \end{bmatrix}$$

Figure 4. Spreading Code Generation Method

Binary code words are equivalent to the real valued sequences by the transformation '0' \rightarrow '+1', '1' \rightarrow '-1'.

The spreading code cycle is the symbol cycle. Thus, for a given chip rate, the spreading code cycle depends on the symbol rate. Furthermore, the number of codes that can be used also differs according to the symbol rate. The relations between symbol rate, spreading code types, spreading code cycle and number of spreading codes is listed in Table 2.

The spreading code phase synchronises with the modulation/demodulation symbols. In other words, the head chip of the symbol is spreading code phase '0'.

Symbol rate (ksps)				spreading code cycle(chip) SF	No. of Spreading codes
Chip rate= [1.024 Mcps]	4.096 Mcps	[8.192 Mcps]	[16.384 Mcps]		
[256]	1024	[2048]	4096]	4	4
[128]	512	[1024]	2048]	8	8
[64]	256	[512]	[1024]	16	16
[32]	128	[256]	[512]	32	32

[16]	64	[128]	[256]	64	64
[8]	32	[64]	[128]	128	128
-	16	[32]	[64]	256	256
-	[8]	[16]	[32]	512	512
-	-	[8]	[16]	1024	1024
			[8]	2048	2048

Table 2. Correspondence between Symbol Rate and Spreading Code Types

The DPCCH is spread by code number 1 in any code tree as described in Section 4.3.1. The first DPDCH is spread by code number ($SF_{d,1} / 4 + 1$). Subsequently added DPDCHs for multi-code transmission are spread by codes in ascending order starting from code number 2 excepting the one used for the first DPDCH. However to guarantee the orthogonality between channels, any subtree below the specified node is not used for the channelization code of a DPDCH.

(Note: The case of OVSF code allocation with multiple DPDCHs with different spreading factors is for further study)

4.3.2 Scrambling codes

4.3.2.1 General

Either short or long scrambling codes should be used on the uplink. The short scrambling code is typically used in cells where the base station is equipped with an advanced receiver, such as a multi-user detector or interference canceller. With the short scrambling code the cross-correlation properties between different physical channels and users does not vary in time in the same way as when a long code is used. In cells where there is no gain in implementation complexity using the short scrambling code, the long code is used instead due to its better interference averaging properties. Both short and long scrambling codes are represented with complex-value.

[Alternatively, if the system chooses, RSTS for uplink transmission, the scrambling code is the same as the downlink scrambling code described in 0. In this case, the same scrambling code is allocated to all dedicated physical channels in the cell.]

Both short and long scrambling codes are formed as follows:

$$c_{\text{scramb}} = c_1(w_0 + j c_2' w_1)$$

where w_0 and w_1 are chip rate sequences defined as repetitions of:

$$w_0 = \{1 \quad 1\}$$

$$w_1 = \{1 \quad -1\}$$

Also, c_1 is a real chip rate code, and c_2' is a decimated version of the real chip rate code c_2 . The preferred decimation factor is 2, however other decimation factors should be possible in future evolutions of 3GPP if proved desirable.

With a decimation factor $N=2$, c_2' is given as:

Spreading and modulation (FDD)

12

TS 25.213 V2.0.0 (1999-4)

$$c_2'(2k) + c_2'(2k+1) = c_2(2k), \quad k=0,1,2,\dots$$

The constituent codes c_1 and c_2 are formed differently for the short and long scrambling codes as described in Sections 4.3.2.2 and 4.3.2.3.

4.3.2.2 Long scrambling code

The long scrambling codes are formed as described in Section 6.3.2, where c_1 and c_2 are constructed as the position wise modulo 2 sum of 40960 chip segments of two binary m -sequences generated by means of two generator polynomials of degree 41. Let x and y be the two m -sequences respectively. The x sequence is constructed using the primitive (over GF(2)) polynomial $1+X^3+X^{41}$. The y sequence is constructed using the polynomial $1+X^{20}+X^{41}$. The resulting sequences thus constitute segments of a set of Gold sequences.

The code, c_2 , used in generating the quadrature component of the complex spreading code is a 875 μ s shifted version of the code, c_1 , used in generating the in phase component.

The uplink scrambling code word has a period of one radio frame of 10 ms.

Let $n_{40} \dots n_0$ be the binary representation of the scrambling code number n (decimal) with n_0 being the least significant bit. The x sequence depends on the chosen scrambling code number n and is denoted x_n in the sequel. Furthermore, let $x_n(i)$ and $y(i)$ denote the i -th symbol of the sequence x_n and y , respectively.

The m -sequences x_n and y are constructed as:

Initial conditions:

$$x_n(0) = n_0, \quad x_n(1) = n_1, \quad \dots = x_n(39) = n_{39}, \quad x_n(40) = n_{40}$$

$$y(0) = y(1) = \dots = y(39) = y(40) = 1$$

Recursive definition of subsequent symbols:

$$x_n(i+41) = x_n(i+3) + x_n(i) \text{ modulo 2}, \quad i=0, \dots, 2^{41}-43,$$

$$y(i+41) = y(i+20) + y(i) \text{ modulo 2}, \quad i=0, \dots, 2^{41}-43.$$

The definition of the n -th scrambling code word for the in phase and quadrature components follows as (the left most index correspond to the chip scrambled first in each radio frame):

$$c_{1,n} = \langle x_n(0) + y(0), x_n(1) + y(1), \dots, x_n(N-1) + y(N-1) \rangle,$$

$$c_{2,n} = \langle x_n(M) + y(M), x_n(M+1) + y(M+1), \dots, x_n(M+N-1) + y(M+N-1) \rangle,$$

again all sums being modulo 2 additions. (Both N and M are defined in Table 3.)

These binary code words are converted to real valued sequences by the transformation '0' \rightarrow '+1', '1' \rightarrow '-1'.

Spreading and modulation (FDD)

13

TS 25.213 V2.0.0 (1999-4)




Figure 5. Configuration of uplink scrambling code generator

Chip rate (Mcps)	Period N (chips)	I/Q Offset M (chips)	Range of phase (chip)	
			(c ₁)	(c ₂ ')
[1.024]	10240	896		
4.096	40960	3584		
[8.192]	81920	7168	0 N-1	
[16.384]	163840	14336		M -N+(M-1)

Table 3. Correspondence between chip rate and uplink scrambling code phase range

4.3.2.3 Short scrambling code

The short scrambling codes are formed as described in Section 6.3.2.1, where c_1 and c_2 are two different codes from the periodic extended S(2) code family.

The uplink short codes $S_v(n)$, $n=0, 1, \dots, 255$, of length 256 chips are obtained by one chip periodic extension of S(2) sequences of length 255. It means that the first chip ($S_v(0)$) and the last chip ($S_v(255)$) of any uplink short scrambling code are the same.

The quaternary S(2) sequence $z_v(n)$, $0 \leq v \leq 16,777,216$, of length 255 is obtained by modulo 4 addition of three sequences, a quaternary sequence $a_v(n)$ and two binary sequences $b_v(n)$ and $c_v(n)$, according to the following relation:

$$z_v(n) = a_v(n) + 2 \cdot b_v(n) + 2 \cdot c_v(n) \pmod{4}, \quad n = 0, 1, \dots, 254.$$

The user index v determines the indexes r , s , and t of the constituent sequences in the following way:

$$v = t \cdot 2^{16} + s \cdot 2^8 + r,$$

$$r = 0, 1, 2, \dots, 255,$$

$$s = 0, 1, 2, \dots, 255,$$

Spreading and modulation (FDD)

14

TS 25.213 V2.0.0 (1999-4)

 $t = 0, 1, 2, \dots, 255$.

The quaternary sequence $a_r(n)$ is generated by the recursive generator G_0 defined by the polynomial
 $g_0(x) = x^8 + x^5 + 3x^4 + x^2 + 2x + 1$ as

$$a_r(n) = 3.a_r(n-3) + 1.a_r(n-5) + 3.a_r(n-6) + 2.a_r(n-7) + 3.a_r(n-8) \pmod{4}.$$

 $n = 0, 1, 2, \dots, 255$.

The binary sequence $b_s(n)$ is generated by the recursive generator G_1 defined by the polynomial
 $g_1(x) = x^8 + x^7 + x^5 + x^4 + 1$ as

$$b_s(n) = b_s(n-1) + b_s(n-3) + b_s(n-7) + b_s(n-8) \pmod{2}.$$

The binary sequence $c_t(n)$ is generated by the recursive generator G_2 defined by the polynomial
 $g_2(x) = x^8 + x^7 + x^5 + x^4 + 1$ as

$$c_t(n) = c_t(n-1) + c_t(n-3) + c_t(n-4) + c_t(n-8) \pmod{2}.$$

An implementation of the short scrambling code generator is shown in Figure 6. The initial states for the binary generators G_1 and G_2 are the two 8-bit words representing the indexes s and t in the 24-bit binary representation of the user index v , as it is shown in Figure 7.

The initial state for the quaternary generator G_0 is according to Figure 7, obtained after the transformation of 8-bit word representing the index r . This transformation is given by

$$a_r(0) = 2v(0) + 1 \pmod{4}, \quad a_r(n) = 2v(n) \pmod{4}, \quad n = 1, \dots, 7.$$

The complex quadriphase sequence $S_v(n)$ is obtained from quaternary sequence $a_r(n)$ by the mapping function given in Table 4.

The $\text{Re}\{S_v(n)\}$ and $\text{Im}\{S_v(n)\}$ of the S(2) code are the pair of two binary sequences corresponding to input binary sequences c_1 and c_2 respectively described in 6.3.2.

$zv(n)$	$Sv(n)$
0	$+1 + j1$
1	$-1 + j1$
2	$-1 - j1$
3	$+1 - j1$

Table 4. Mapping between $S_v(n)$ and $z_v(n)$




Figure 6. Uplink short scrambling code generator




Figure 7. Uplink short scrambling code generator state initialisation

The short scrambling code may, in rare cases, be changed during a connection.

4.3.3 Random access codes

4.3.3.1 Preamble spreading code

The spreading code for the preamble part is cell specific and is broadcast by the base station. More than one preamble code can be used in a base station if the traffic load is high. The preamble codes must be code planned, since two neighbouring cells should not use the same preamble code.

The code used is a real-valued 256 chip Orthogonal Gold code. All 256 codes are used in the system.

The code sequences are constructed with the help of two binary m -sequences of length 255, x , and y , respectively. The x sequence is constructed using the polynomial $1 + X^2 + X^4 + X^8 + X^16$. The y sequence is constructed using the polynomial $1 + X^3 + X^5 + X^6 + X^9$.

Let $n_7 \dots n_0$ be the binary representation of the code number n (decimal) with n_0 being the least significant bit. The x sequence depends on the chosen code number n and is denoted x_n in the sequel. Furthermore, let $x_n(i)$ and $y(i)$ denote the i :th symbol of the sequence x_n and y , respectively.

The m -sequences x_n and y are constructed as:

Initial conditions:

$$x_n(0) = n_0, x_n(1) = n_1, \dots, x_n(6) = n_6, x_n(7) = n_7$$

$$y(0) = y(1) = \dots = y(6) = y(7) = i$$

Recursive definition of subsequent symbols:

Spreading and modulation (FDD)

18

TS 25.213 V2.0.0 (1999-4)

$$x_n(i+8) = x_n(i+4) + x_n(i+3) + x_n(i+2) + x_n(i) \text{ modulo } 2, \quad i=0, \dots, 246.$$


$$y(i+8) = y(i+6) + y(i+5) + y(i+3) + y(i) \text{ modulo } 2, i=0, \dots, 246.$$

The definition of the n th code word follows (the left most index correspond to the chip transmitted first in each slot):

$$C_{\text{RACH}_0} = \{0, x_0(0) + v(0), x_0(1) + v(1), \dots, x_0(254) + v(254)\}.$$

All sums of symbols are taken modulo 2.

The preamble spreading code is described in Figure 8.



ExOR

Figure 8. Preamble spreading code generator

Note that the code words always start with a constant '0' symbol.

Before modulation and transmission these binary code words are converted to real valued sequences by the transformation '0' \rightarrow '+1', '1' \rightarrow '-1'.

4.3.3.2 Preamble signature

The preamble part carries one of 16 different orthogonal complex signatures of length 16, $\langle P_0, P_1, \dots, P_{15} \rangle$. The signatures are based on a set of Orthogonal Gold codes of length 16 and are specified in Table 5.

Signature	Preamble symbols															
	P_0	P_1	P_2	P_3	P_4	P_5	P_6	P_7	P_8	P_9	P_{10}	P_{11}	P_{12}	P_{13}	P_{14}	P_{15}
1	A	A	A	-A	-A	-A	A	-A	-A	A	A	-A	A	-A	A	A
2	-A	A	-A	-A	A	A	A	-A	A	A	A	-A	-A	A	-A	A
3	A	-A	A	A	A	-A	A	A	-A	A	A	A	-A	A	-A	A
4	-A	A	-A	A	-A	-A	-A	-A	A	-A	A	-A	A	A	A	A
5	A	-A	-A	-A	-A	A	A	-A	-A	-A	-A	A	-A	-A	-A	A
6	-A	-A	A	-A	A	-A	A	-A	A	-A	-A	A	A	A	A	A
7	-A	A	A	A	-A	-A	A	A	A	-A	-A	-A	-A	-A	-A	A
8	A	A	-A	-A	-A	-A	A	A	-A	A	A	A	A	-A	A	A
9	A	-A	A	-A	-A	A	-A	A	A	A	-A	-A	-A	A	A	A
10	-A	A	A	-A	A	A	-A	A	-A	-A	A	A	-A	-A	A	A
11	A	A	A	A	A	A	-A	-A	A	A	-A	A	A	-A	-A	A
12	A	A	-A	A	A	A	A	A	-A	-A	-A	-A	A	A	A	A
13	A	-A	-A	A	A	-A	-A	-A	A	-A	A	-A	-A	-A	A	A
14	-A	-A	-A	A	-A	A	A	A	A	A	A	A	A	-A	A	A
15	-A	-A	-A	-A	A	-A	-A	A	-A	A	-A	-A	A	-A	-A	A
16	-A	-A	A	A	-A	A	-A	-A	-A	-A	A	-A	A	-A	A	A

Table 5. Preamble signatures. $A = 1+j$.

4.3.3.3 Channelization codes for the message part

The signature in the preamble specifies one of the 16 nodes in the code-tree that corresponds to channelization codes of length 16, as shown in Figure 9. The sub-tree below the specified node is used for spreading of the message part. The control (Q-branch) is spread with the channelization code of spreading factor 256 in the lowest branch of the sub-tree. The data part (I-branch) can use any of the channelization codes from spreading factor 32 to 256 in the upper-most branch of the sub-tree. However, the system may restrict the set of codes (spreading factors) actually allowed in the cell, through the use of a BCCH message.




Figure 9. Channelization codes for the random access message part.

Since the control part is always spread with a known channelization code of length 256, it can be detected by the NodeB. The rate information field of the control part informs the base station about the spreading factor used on the data part. With knowledge of the sub-tree (obtained from the preamble signature) and the spreading factor (obtained from the rate information), the base station knows which channelization code is used for the data part.

<Editor's note: possibly the replacement term for BS should be cell.>

4.3.3.4 Scrambling code for the message part

In addition to spreading, the message part is also subject to scrambling with a 10 ms complex code. The scrambling code is cell-specific and has a one-to-one correspondence to the spreading code used for the preamble part.

The scrambling codes used are from the same set of codes as is used for the other dedicated uplink channels when the long scrambling codes are used for these channels. The first 256 of the long scrambling codes are used for the random access channel. The generation of these codes is explained in Section 4.3.2.2. The mapping of these codes to provide a complex scrambling code is also the same as for the other dedicated uplink channels and is described in Section 4.3.2.

4.4 Modulation

4.4.1 Modulating chip rate

The modulating chip rate is 4.096 Mcps. This basic chip rate can be extended to 1.024, 18.192 or 16.384 Mcps.

4.4.2 Pulse shaping

The pulse-shaping filters are root-raised cosine (RRC) with roll-off $\alpha=0.22$ in the frequency domain.

4.4.3 Modulation

In the uplink, the modulation of both DPCCH and DPDCH is BPSK. The modulated DPCCH is mapped to the Q-branch, while the first DPDCH is mapped to the I-branch. Subsequently added DPDCHs are mapped alternatively to the I or Q-branches.

5 Downlink spreading and modulation

5.1 Spreading

Figure 10 illustrates the spreading and modulation for the downlink DPCH. Data modulation is QPSK where each pair of two bits are serial-to-parallel converted and mapped to the I and Q branch respectively. The I and Q branch are then spread to the chip rate with the same channelization code c_{ch} (real spreading) and subsequently scrambled by the same cell specific scrambling code C_{scramb} (complex scrambling).




Figure 10. Spreading/modulation for downlink DPCH.

The different physical channels use different channelization codes, while the scrambling code is the same for all physical channels in one cell.

The time multiplexing of the SCH with Primary CCPCH is illustrated in Figure 11. Primary SCH and Secondary SCH are code multiplexed and transmitted simultaneously during the 1st 256 chips of each slot. The transmission power of SCH can be adjusted by a gain factor G_{P-SCH} and G_{S-SCH} , respectively, independent of transmission power of P-CCPCH. The SCH is *non-orthogonal* to the other downlink physical channels.

Spreading and modulation (FDD)

20

TS 25.213 V2.0.0 (1999-4)




Figure 11. Spreading and modulation for SCH and P-CCPCH

5.2 Code generation and allocation

5.2.1 Channelization codes

The channelization codes of Figure 10 are the same codes used in the uplink, namely Orthogonal Variable Spreading Factor (OVSF) codes that preserve the orthogonality between downlink channels of different rates and spreading factors. The OVSF codes are defined in Figure 3 in Section 4.3.1. The same restriction on code allocation applies as for the uplink, but for a cell and not a UE as in the uplink. Hence, in the downlink, a code can be used in a cell if and only if no other code on the path from the specific code to the root of the tree or in the sub-tree below the specific code is used in the same cell.

The channelization code for the BCH is a predefined code which is the same for all cells within the system.

The channelization code(s) used for the Secondary Common Control Physical Channel is broadcast on the BCH.

<Editor's note: the above sentence may not be within the scope of this document.>

5.2.2 Scrambling code

The total number of available scrambling codes is 512, divided into 32 code groups with 16 codes in each group.

[In order to avoid code limitation in some cases, e.g. when increasing the capacity using adaptive antennas, the possibility to associate several scrambling codes with one cell (BCCH area) has been identified as one solution. The exact implementation of such a scheme is still to be determined.]

<Editor's note: Use of multiple downlink scrambling codes to aid adaptive antennas are ffs.>

The scrambling code sequences are constructed by combining two real sequences into a complex sequence. Each of the two real sequences are constructed as the position wise modulo 2 sum of [40960 chip segments of] two binary m -sequences generated by means of two generator polynomials of degree 18. The resulting sequences thus constitute segments of a set of Gold sequences. The scrambling codes are repeated for every 10 ms radio frame. Let x and y be the two sequences respectively. The x sequence is constructed using the primitive (over GF(2)) polynomial $1 + X^3 + X^7 + X^{16} + X^{19}$. The y sequence is constructed using the polynomial $1 + X^3 + X^7 + X^{16} + X^{19}$.

Spreading and modulation (FDD)

21

TS 25.213 V2.0.0 (1999-4)

<Editor's note: [] is due to the fact that only 4.096Mcps is a working assumption. 1.024, 8.196, and 16.384Mcps are off. >

Let $n_7 \dots n_0$ be the binary representation of the scrambling code number n (decimal) with n_0 being the least significant bit. The x sequence depends on the chosen scrambling code number n and is denoted x_n , in the sequel. Furthermore, let $x_n(i)$ and $y(i)$ denote the i :th symbol of the sequence x_n and y , respectively.

The n -sequences x_n and y are constructed as:

Initial conditions:

$$x_n(0) = n_0, x_n(1) = n_1, \dots = x_n(16) = n_{16}, x_n(17) = n_0,$$

$$y(0) = y(1) = \dots = y(16) = y(17) = 1$$

Recursive definition of subsequent symbols.

$$x_n(i+18) = x_n(i+7) + x_n(i) \text{ modulo } 2, i=0, \dots, 2^{18}-20,$$

$$y(i+18) = y(i+10) + y(i+7) + y(i+5) + y(i) \text{ modulo } 2, i=0, \dots, 2^{18}-20.$$

The n :th Gold code sequence z_n is then defined as

$$z_n(i) = x_n(i) + y(i) \text{ modulo } 2, i=0, \dots, 2^{18}-2.$$

These binary code words are converted to real valued sequences by the transformation '0' \Rightarrow '+1', '1' \Rightarrow '-1'.

Finally, the n :th complex scrambling code sequence C_{scramb} is defined as (the lowest index corresponding to the chip scrambled first in each radio frame): (see Table 6 for definition of N and M)

$$C_{scramb}(i) = z'_n(i) + j z'_n(i+M), i=0, 1, \dots, N-1.$$

<Editor's note: the values 3584 and 40960 are based on an assumption of a chip rate of 4.096 Mcps. >

Note that the pattern from phase 0 up to the phase of 10 msec is repeated.

The index n runs from 0 to 511 giving 512 distinct 40960 chip sequences.




Figure 12. Configuration of downlink scrambling code generator

Spreading and modulation (FDD)

22

TS 25.213 V2.0.0 (1999-4)

chip rate (Mcps)	Period N	IQ Offset M	Range of phase (chip)	
			for in-phase component	for quadrature component
[1.024]	[10240]	[896]	0 - N-1	M - N+M-1
4.096	40960	3584		
[8.192]	[81920]	[7168]		
[16.384]	[163840]	[14336]		

Table 6. Correspondence between chip rate and downlink scrambling code phase range

5.2.3 Synchronisation codes

5.2.3.1 Code Generation

The Primary and Secondary code words, C_p and $\{C_1, \dots, C_{17}\}$ are constructed as the position wise addition modulo 2 of a Hadamard sequence and a fixed so called hierarchical sequence. The Primary SCH is furthermore chosen to have good aperiodic auto correlation properties.

The hierarchical sequence y is constructed from two constituent sequences x_1 and x_2 of length n_1 and n_2 respectively using the following formula:

$$y(i) = x_1(i \bmod n_1) + x_2(i \bmod n_2) \bmod 2, i = 0 \dots (n_1 * n_2) - 1$$

The constituent sequences x_1 and x_2 are chosen to be the following length 16 (i.e. $n_1 = n_2 = 16$) sequences:

$$x_1 = <0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0>$$

and

$$x_2 = <0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0>$$

The Hadamard sequences are obtained as the rows in a matrix H_8 constructed recursively by:

$$H_0 = (0) \\ H_k = \begin{pmatrix} H_{k-1} & H_{k-1} \\ H_{k-1} & -H_{k-1} \end{pmatrix}, \quad k \geq 1$$

The rows are numbered from the top starting with row 0 (the all zeros sequence).

The Hadamard sequence h depends on the chosen code number n and is denoted h_n in the sequel.

This code word is chosen from every 8th row of the matrix H_8 . Therefore, there are 32 possible code words out of which 18 are used.

Furthermore, let $h_n(i)$ and $y(i)$ denote the i -th symbol of the sequence h_n and y , respectively.

Then h_n is equal to the row of H_8 numbered by the bit reverse of the 8 bit binary representation of n .

The definition of the n -th SCH code word follows (the left most index correspond to the chip transmitted first in each slot):

$$C_{SCH,n} = < h_n(0) \cdot y(0), h_n(1) \cdot y(1), h_n(2) \cdot y(2), \dots, h_n(255) \cdot y(255) >$$

All sums of symbols are taken modulo 2.

These binary code words are converted to real valued sequences by the transformation '0' -> '+1', '1' -> '-1'.

The Primary SCH and Secondary SCH code words are defined in terms of $C_{SCH,n}$ and the definition of C_p and $\{C_1, \dots, C_{17}\}$ now follows as:

$$C_p = C_{SCH,0}$$

and

$$C_i = C_{SCT,i}, i=1, \dots, 17$$

The definitions of C_p and $\{C_1, \dots, C_{17}\}$ are such that a 32 point fast Hadamard transform can be utilised for detection.

5.2.3.2 Code Allocation

The 32 sequences are constructed such that their cyclic-shifts are unique, i.e., a non-zero cyclic shift less than 16 of any of the 32 sequences is not equivalent to some cyclic shift of any other of the 32 sequences. Also, a non-zero cyclic shift less than 16 of any of the sequences is not equivalent to itself with any other cyclic shift less than 16. The following sequences are used to encode the 32 different code groups each containing 16 scrambling codes (note that c_i indicates the i th Secondary Short code of the 17 codes). Note that a Secondary Short code can be different from one time slot to another and that the sequence pattern can be different from one cell to another, depending on Scrambling Code Group of Scrambling Code the cell uses

Scrambling Code Groups	Slot Number															
	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12	#13	#14	#15	#16
Group 1	C ₁	C ₁	C ₂	C ₁₁	C ₆	C ₃	C ₁₅	C ₇	C ₈	C ₈	C ₇	C ₁₅	C ₃	C ₆	C ₁₁	C ₂
Group 2	C ₁	C ₂	C ₆	C ₃	C ₁₀	C ₁₁	C ₁₃	C ₁₃	C ₁₁	C ₁₀	C ₃	C ₉	C ₂	C ₁	C ₁₆	C ₁₆
Group 3	C ₁	C ₃	C ₁₄	C ₁₂	C ₁₄	C ₂	C ₁₁	C ₂	C ₁₄	C ₁₂	C ₁₆	C ₃	C ₁	C ₁₃	C ₄	C ₁₃
Group 4	C ₁	C ₄	C ₆	C ₄	C ₁	C ₁₀	C ₉	C ₈	C ₁₇	C ₁₄	C ₁₂	C ₁₄	C ₁₇	C ₈	C ₉	C ₁₀
Group 5	C ₁	C ₅	C ₁₃	C ₁₃	C ₅	C ₁	C ₇	C ₁₄	C ₃	C ₁₆	C ₈	C ₈	C ₁₆	C ₃	C ₁₄	C ₇
Group 6	C ₁	C ₆	C ₃	C ₃	C ₉	C ₉	C ₅	C ₃	C ₆	C ₁	C ₄	C ₂	C ₁₅	C ₁₅	C ₂	C ₄
Group 7	C ₁	C ₇	C ₁₀	C ₁₄	C ₁₁	C ₁₇	C ₃	C ₉	C ₆	C ₄	C ₁₇	C ₁₃	C ₁₄	C ₁₀	C ₇	C ₁
Group 8	C ₁	C ₈	C ₁₇	C ₆	C ₁₇	C ₃	C ₁	C ₁₅	C ₁₂	C ₃	C ₁	C ₇	C ₁₃	C ₃	C ₁₂	C ₁₃
Group 9	C ₁	C ₉	C ₇	C ₁₅	C ₄	C ₁₆	C ₆	C ₄	C ₁₃	C ₇	C ₉	C ₁	C ₁₂	C ₁₇	C ₁₇	C ₁₂
Group 10	C ₁	C ₁₀	C ₁₄	C ₇	C ₉	C ₇	C ₁₄	C ₁₀	C ₁	C ₉	C ₉	C ₁₂	C ₁₁	C ₁₂	C ₅	C ₉
Group 11	C ₁	C ₁₁	C ₄	C ₁₆	C ₁₂	C ₁₅	C ₁₂	C ₁₆	C ₄	C ₁₁	C ₁	C ₆	C ₁₀	C ₇	C ₁₀	C ₆
Group 12	C ₁	C ₁₂	C ₁₁	C ₈	C ₁₆	C ₆	C ₁₀	C ₅	C ₇	C ₁₃	C ₁₄	C ₁₇	C ₆	C ₂	C ₁₅	C ₃
Group 13	C ₁	C ₁₃	C ₁	C ₁₇	C ₃	C ₁₄	C ₈	C ₁₁	C ₁₀	C ₁₅	C ₁₀	C ₁₁	C ₈	C ₁₄	C ₃	C ₁₇
Group 14	C ₁	C ₁₄	C ₈	C ₈	C ₇	C ₅	C ₆	C ₁₇	C ₁₃	C ₁₇	C ₆	C ₇	C ₉	C ₈	C ₁₄	
Group 15	C ₁	C ₁₅	C ₁₅	C ₁	C ₁₁	C ₁₃	C ₄	C ₆	C ₁₆	C ₂	C ₂	C ₁₆	C ₆	C ₄	C ₁₃	C ₁₁
Group 16	C ₁	C ₁₆	C ₅	C ₁₀	C ₁₅	C ₄	C ₂	C ₁₂	C ₂	C ₄	C ₁₅	C ₁₀	C ₅	C ₁₆	C ₁	C ₈
Group 17	C ₁	C ₁₇	C ₁₂	C ₂	C ₂	C ₁₂	C ₁₇	C ₁	C ₃	C ₆	C ₁₁	C ₄	C ₄	C ₁₁	C ₆	C ₃
Group 18	C ₂	C ₈	C ₁₁	C ₁₅	C ₁₄	C ₁	C ₄	C ₁₀	C ₁₀	C ₄	C ₃	C ₁₄	C ₁₃	C ₁₁	C ₈	C ₂
Group 19	C ₂	C ₉	C ₁	C ₇	C ₁	C ₆	C ₂	C ₁₄	C ₁₃	C ₆	C ₁₄	C ₈	C ₁₄	C ₆	C ₁₃	C ₁₄
Group 20	C ₂	C ₁₀	C ₈	C ₁₆	C ₅	C ₁₇	C ₁₇	C ₃	C ₁₆	C ₈	C ₁₀	C ₂	C ₁₃	C ₁	C ₁	C ₁₂
Group 21	C ₂	C ₁₁	C ₁₅	C ₈	C ₉	C ₈	C ₁₅	C ₁₁	C ₂	C ₁₀	C ₆	C ₁₃	C ₁₂	C ₁₃	C ₆	C ₁₀
Group 22	C ₂	C ₁₂	C ₅	C ₁₇	C ₁₃	C ₁₆	C ₁₃	C ₁₇	C ₅	C ₁₂	C ₂	C ₇	C ₁₁	C ₈	C ₁₁	C ₇
Group 23	C ₂	C ₁₃	C ₁₂	C ₄	C ₁₇	C ₇	C ₁₁	C ₆	C ₈	C ₁₄	C ₁₅	C ₁	C ₁₀	C ₃	C ₁₆	C ₄
Group 24	C ₂	C ₁₄	C ₂	C ₁	C ₄	C ₁₅	C ₉	C ₁₂	C ₁₁	C ₁₆	C ₁₁	C ₁₂	C ₉	C ₁₅	C ₄	C ₁
Group 25	C ₂	C ₁₅	C ₉	C ₁₀	C ₂	C ₆	C ₇	C ₁	C ₁₄	C ₁	C ₇	C ₆	C ₈	C ₁₀	C ₉	C ₁₅
Group 26	C ₂	C ₁₆	C ₁₆	C ₂	C ₁₂	C ₁₄	C ₃	C ₇	C ₁₇	C ₃	C ₃	C ₁₇	C ₇	C ₅	C ₁₄	C ₁₂
Group 27	C ₂	C ₁₇	C ₆	C ₁₁	C ₆	C ₅	C ₃	C ₁₃	C ₃	C ₅	C ₁₆	C ₁₁	C ₆	C ₁₇	C ₂	C ₉
Group 28	C ₂	C ₁	C ₁₃	C ₁	C ₁	C ₁₀	C ₁	C ₃	C ₆	C ₇	C ₁₂	C ₃	C ₅	C ₁₂	C ₇	C ₆
Group 29	C ₂	C ₂	C ₃	C ₁₂	C ₇	C ₄	C ₁₆	C ₈	C ₉	C ₉	C ₈	C ₁₆	C ₄	C ₇	C ₁₂	C ₃

Spreading and modulation (FDD)**24****TS 25.213 V2.0.0 (1999-4)**

Group 30	C ₂	C ₃	C ₁₀	C ₄	C ₁₁	C ₁₂	C ₁₄	C ₁₅	C ₁₂	C ₁₁	C ₆	C ₁₀	C ₃	C ₂	C ₁₇	C ₁₇
Group 31	C ₂	C ₄	C ₁₇	C ₁₀	C ₁₅	C ₃	C ₁₂	C ₃	C ₁₅	C ₁₃	C ₁₇	C ₄	C ₂	C ₁₄	C ₅	C ₁₄
Group 32	C ₂	C ₅	C ₇	C ₃	C ₂	C ₁₁	C ₁₆	C ₉	C ₁	C ₁₅	C ₁₃	C ₁₅	C ₁	C ₉	C ₁₆	C ₁₁
[SyncBTS]	C ₂	C ₆	C ₁₄	C ₁₄	C ₆	C ₂	C ₈	C ₁₅	C ₄	C ₁₇	C ₉	C ₉	C ₁₇	C ₄	C ₁₅	C ₈

Table 9 Spreading Code allocation for Secondary SCH Code

5.3 Modulation

5.3.1 Modulating chip rate

The modulating chip rate is 4.096 Mcps. This basic chip rate can be extended to [1.024,]8.192 or 16.384 Mcps.

5.3.2 Pulse shaping

The pulse-shaping filters are root raised cosine (RRC) with roll-off $\alpha=0.22$ in the frequency domain.

5.3.3 Modulation

QPSK modulation is used.

FROM :Rountree,LLC

FAX NO. :7197830990

Apr. 26 2005 11:04AM P44

Spreading and modulation (FDD)

25

TS 25.213 V2.0.0 (1999-4)

6 History

Document history		
draft	1999-02-12	New document merged from ETSI XX.05 and ARIB 3.2.4 sources.
0.0.1	1999-02-12	Corrected typo in table2.
0.0.2	1999-02-16	Added sec. SCH code table, option for HPSK on S(2) codes, scale on SCH.
0.0.3	1999-02-18	Reflected decision made on SCH multiplexing (see document titled 'Report from Ad Hoc #2 SCH multiplexing') and additional description on the use of S(2) for uplink short scrambling code.
0.1.0	1999-02-28	Raised to 0.1.0 after TSG RAN WG1#2 meeting (Yokohama).
1.0.0	1999-03-12	Raised to 1.0.0 when presented to TSG RAN.
1.0.1	1999-03-17	Raised to 1.0.1 incorporated Ad Hoc changes and errata from e-mail.
1.0.2	1999-03-23	Raised to 1.0.2 incorporated reports from Ad Hocs plus editorial matters.
1.0.3	1999-03-24	Raised to 1.0.3 incorporated actions from WG1#3 plenary..
1.1.0	1999-03-26	Raised to 1.1.0 changed as result of text proposal, Tdoc 298.
1.1.1	1999-04-12	Raised to 1.1.1 by incorporating 3GPP template and adding editor's note.
1.1.2	1999-04-12	Raised to 1.1.2 by entering editorial changes with revision marks.
1.1.3	1999-04-19	Raised to 1.1.3 by Tdocs 347, 385 at WG1#4 meeting (Yokohama)
1.1.4	1999-04-20	Raised to 1.1.4 by Tdoc 397 at WG1#4 meeting (Yokohama)
2.0.0	1999-04-20	Raised to 2.0.0 at WG1#4 (Yokohama) for presentation to RSG RAN.
TS 25.213 V2.0.0	1999-04-22	Endorsed by TSG-RAN as TS 25.213 V2.0.0

Editor for TS 25.213, spreading and modulation specification, is:

Peter Chambers
Siemens Roke Manor Research
Email: peter.chambers@roke.co.uk

This document is written in Microsoft Word 97.